The RISC-V IP is a PIM-friendly top control processor that supports general ISA for non-linear and non-convolution functions. To support both cache coherence and direct communication with PIM, custom-designed cache writes policies of write-through(uncached) and write-back(cached) are supported.
