This PLL IP is an ADPLL-based analog/mixed-signal clock generation IP designed for high-speed SoC and ASIC clock-management applications. It operates in normal 1:1 frequency mode, where the output clock frequency follows the input reference-clock frequency. The supported operating frequency range is from 1 GHz to 4.4 GHz.
The PLL consists of a Time-to-Digital Converter (TDC), Frequency Detector (FD), Digital Loop Filter (DLF), 11-bit Digitally Controlled Oscillator (DCO), high-PSRR reference generator, level shifter, optional divide-by-2 path, and feedback path. It provides differential output clocks through PLL_CLK[1:0] and supports frequency setting, loop-gain adjustment, oscillator calibration, BIST, and test-control functions.
The IP is designed for Samsung Foundry 28 nm LPP process with M1–M6 + IA/IB metal stack option. It is suitable for high-speed clock regeneration, phase alignment, and low-jitter clock distribution in digital and mixed-signal SoC systems.
Feature
· • ADPLL-based analog/mixed-signal PLL IP for high-speed SoC clock generation
·
·
• Designed for Samsung Foundry 28 nm LPP process
·
·
• M1–M6 + IA/IB metal-stack option
·
·
• Supports input and output clock frequencies from 1 GHz to 4.4 GHz
·
·
• Operates in 1:1 frequency mode where output frequency follows input reference-clock frequency
·
·
• Provides differential output clock through PLL_CLK[1:0]
·
·
• Includes an internally selected divide-by-2 path for extended frequency-range operation
·
·
• Employs Time-to-Digital Converter (TDC), Frequency Detector (FD), Digital Loop Filter (DLF), and 11-bit Digitally Controlled Oscillator (DCO)
·
·
• Provides direct proportional path for reduced loop latency and improved transient response
·
·
• Includes high-PSRR reference generator
·
·
• Supports frequency setting, loop-gain adjustment, oscillator calibration, BIST, and test control
·
·
• Supply-voltage range: 0.9 V to 1.3 V
·
·
• Typical active supply current: approximately 24 mA at 1.1 V and 3.2 GHz
·
·
• Target lock time: less than 500 ns at 3.2 GHz
·
·
• Target period jitter: less than 400 fs at 3.2 GHz
·
·
• Pre-silicon validated using HSPICE transistor-level simulation and behavioral-model simulation
Application
· • High-speed clock generation for SoC clock-management systems
·
·
• Clock regeneration for internal cl
Business Area
Semiconductor IP, SoC clock management, ASIC clocking, high-speed mixed-signal IC, digital and mixed-signal subsystem integration
Tech Specs
-
IP Name :
PLL
-
Provider :
ONE Semiconductor
-
Foundry :
SAMSUNG
-
Technology :
28nm
Deliverables
· • Transistor-level HSPICE netlist
·
·
• HSPICE simulation testbenches
·
·
• SystemVerilog behavioral model
·
·
• PLL IP datasheet
·
·
• PLL characterization report
Validation Status
· Pre-silicon simulation-proven
·
·
Validated using transistor-level HSPICE transient simulation and behavioral-model evaluation
Availability
Available for Samsung Foundry 28 nm LPP process only. Delivered as a hard macro with transistor-level HSPICE netlist, simulation testbenches, and SystemVerilog behavioral model.
Benefits
· • High-speed clock generation up to 4.4 GHz
·
·
• Unity-ratio (1:1) frequency tracking between input and output clock
·
·
• Fast lock performance (measured ~72.91 ns, target < 500 ns)
·
·
• Low period jitter (target < 400 fs)
·
·
• Differential output clock for robust signal integrity
·
·
• ADPLL architecture enabling digital control and flexible configuration
·
·
• Verified through transistor-level HSPICE simulation and behavioral-model evaluation
