This IP is an LPDDR4/LPDDR4X PHY developed by our team based on LiteDRAM. It extends the LiteDRAM-based architecture with our own design and integration to support controller-side DFI interfacing, command/data serialization, and LPDDR4/LPDDR4X physical signaling for emulation-oriented system validation.
Feature
· LiteDRAM-based LPDDR4/LPDDR4X PHY developed and customized by our team
·
4-phase DFI-based controller interface
·
LPDDR4/LPDDR4X command, address, clock, data, strobe, and mask signal support
·
Write-data mapping, alignment, and high-speed serialization
·
Read-data capture, deserialization, and DFI read-data reconstruction
·
Dedicated DQS preamble/postamble generation and timing/alignment control
·
Palladium emulation-oriented validation and subsystem integration support
Business Area
semiconductor, memory interface, DRAM
Deliverables
· RTL source code for the LPDDR4/LPDDR4X PHY, integration documentation, interface specification, and characterization report for Palladium-based validation.
Validation Status
· Validated on the Cadence Palladium Z1 emulation platform. Functional validation includes PHY initialization, mode-register write operation, write-data serialization from 4-phase DFI to 16-bit DQ outputs, and read-data deserialization from LPDDR4/LPDDR4X DQ inputs to DFI read-data format. Measured behavior indicates correct operation and JEDEC LPDDR4 timing compliance in the emulation environment.
Availability
Available for Palladium emulation-based validation and subsystem integration.
Benefits
· Provides a structured LPDDR4/LPDDR4X PHY implementation for emulation-oriented system validation, enabling clear translation of controller-side 4-phase DFI transactions into DRAM-side physical signaling. It supports command/control generation, write-data serialization, read-data deserialization, DQS/DMI timing control, and pad-side interfacing, which helps reduce integration ambiguity and improve validation efficiency.
